* [PATCH] ARM: dts: ixp4xx: Add crypto engine
@ 2021-06-05 16:10 ` Linus Walleij
0 siblings, 0 replies; 3+ messages in thread
From: Linus Walleij @ 2021-06-05 16:10 UTC (permalink / raw)
To: arm, soc; +Cc: linux-arm-kernel, Linus Walleij, Corentin Labbe
Add the crypto engine as a child of the NPE.
Cc: Corentin Labbe <clabbe@baylibre.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
---
ARM SoC folks: please queue this patch on top of the
other ixp4xx changes sent by pull request.
---
arch/arm/boot/dts/intel-ixp4xx.dtsi | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/arch/arm/boot/dts/intel-ixp4xx.dtsi b/arch/arm/boot/dts/intel-ixp4xx.dtsi
index 528d5dc09cfc..a50427ad05e7 100644
--- a/arch/arm/boot/dts/intel-ixp4xx.dtsi
+++ b/arch/arm/boot/dts/intel-ixp4xx.dtsi
@@ -113,6 +113,14 @@ timer@c8005000 {
npe: npe@c8006000 {
compatible = "intel,ixp4xx-network-processing-engine";
reg = <0xc8006000 0x1000>, <0xc8007000 0x1000>, <0xc8008000 0x1000>;
+
+ /* NPE-C contains a crypto accelerator */
+ crypto {
+ compatible = "intel,ixp4xx-crypto";
+ intel,npe-handle = <&npe 2>;
+ queue-rx = <&qmgr 30>;
+ queue-txready = <&qmgr 29>;
+ };
};
/* This is known as EthB */
--
2.31.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply related [flat|nested] 3+ messages in thread
* [PATCH] ARM: dts: ixp4xx: Add crypto engine
@ 2021-06-05 16:10 ` Linus Walleij
0 siblings, 0 replies; 3+ messages in thread
From: Linus Walleij @ 2021-06-05 16:10 UTC (permalink / raw)
To: arm, soc; +Cc: linux-arm-kernel, Linus Walleij, Corentin Labbe
Add the crypto engine as a child of the NPE.
Cc: Corentin Labbe <clabbe@baylibre.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
---
ARM SoC folks: please queue this patch on top of the
other ixp4xx changes sent by pull request.
---
arch/arm/boot/dts/intel-ixp4xx.dtsi | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/arch/arm/boot/dts/intel-ixp4xx.dtsi b/arch/arm/boot/dts/intel-ixp4xx.dtsi
index 528d5dc09cfc..a50427ad05e7 100644
--- a/arch/arm/boot/dts/intel-ixp4xx.dtsi
+++ b/arch/arm/boot/dts/intel-ixp4xx.dtsi
@@ -113,6 +113,14 @@ timer@c8005000 {
npe: npe@c8006000 {
compatible = "intel,ixp4xx-network-processing-engine";
reg = <0xc8006000 0x1000>, <0xc8007000 0x1000>, <0xc8008000 0x1000>;
+
+ /* NPE-C contains a crypto accelerator */
+ crypto {
+ compatible = "intel,ixp4xx-crypto";
+ intel,npe-handle = <&npe 2>;
+ queue-rx = <&qmgr 30>;
+ queue-txready = <&qmgr 29>;
+ };
};
/* This is known as EthB */
--
2.31.1
^ permalink raw reply related [flat|nested] 3+ messages in thread
* Re: [PATCH] ARM: dts: ixp4xx: Add crypto engine
2021-06-05 16:10 ` Linus Walleij
(?)
@ 2021-06-12 16:10 ` patchwork-bot+linux-soc
-1 siblings, 0 replies; 3+ messages in thread
From: patchwork-bot+linux-soc @ 2021-06-12 16:10 UTC (permalink / raw)
To: Linus Walleij; +Cc: soc
Hello:
This patch was applied to soc/soc.git (refs/heads/for-next):
On Sat, 5 Jun 2021 18:10:07 +0200 you wrote:
> Add the crypto engine as a child of the NPE.
>
> Cc: Corentin Labbe <clabbe@baylibre.com>
> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
> ---
> ARM SoC folks: please queue this patch on top of the
> other ixp4xx changes sent by pull request.
>
> [...]
Here is the summary with links:
- ARM: dts: ixp4xx: Add crypto engine
https://git.kernel.org/soc/soc/c/e6f600e72edc
You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2021-06-12 16:10 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-06-05 16:10 [PATCH] ARM: dts: ixp4xx: Add crypto engine Linus Walleij
2021-06-05 16:10 ` Linus Walleij
2021-06-12 16:10 ` patchwork-bot+linux-soc
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.