From: Stafford Horne <shorne@gmail.com>
To: qemu-devel@nongnu.org
Cc: openrisc@lists.librecores.org
Subject: [PULL 00/11] OpenRISC updates for 7.2.0
Date: Sun, 4 Sep 2022 08:25:56 +0100 [thread overview]
Message-ID: <20220904072607.44275-1-shorne@gmail.com> (raw)
The following changes since commit 61fd710b8da8aedcea9b4f197283dc38638e4b60:
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging (2022-09-02 13:24:28 -0400)
are available in the Git repository at:
git@github.com:stffrdhrn/qemu.git tags/pull-or1k-20220904
for you to fetch changes up to b14df228d7c4fe6e86e7f8a4998e9ccf4967b678:
docs/system: openrisc: Add OpenRISC documentation (2022-09-04 07:02:57 +0100)
----------------------------------------------------------------
OpenRISC updates for 7.2.0
Updates to add the OpenRISC virt plaform to QEMU. Highlights
include:
- New virt plaform with, virtio and pci bus support
- OpenRISC support for MTTCG
- Goldfish RTC device endianness is configurable now
----------------------------------------------------------------
Jason A. Donenfeld (1):
hw/openrisc: virt: pass random seed to fdt
Stafford Horne (10):
hw/openrisc: Split re-usable boot time apis out to boot.c
target/openrisc: Fix memory reading in debugger
goldfish_rtc: Add big-endian property
hw/openrisc: Add the OpenRISC virtual machine
hw/openrisc: Add PCI bus support to virt
hw/openrisc: Initialize timer time at startup
target/openrisc: Add interrupted CPU to log
target/openrisc: Enable MTTCG
target/openrisc: Interrupt handling fixes
docs/system: openrisc: Add OpenRISC documentation
configs/devices/or1k-softmmu/default.mak | 1 +
configs/targets/or1k-softmmu.mak | 1 +
docs/system/openrisc/cpu-features.rst | 15 +
docs/system/openrisc/emulation.rst | 17 +
docs/system/openrisc/or1k-sim.rst | 43 +++
docs/system/openrisc/virt.rst | 50 +++
docs/system/target-openrisc.rst | 71 ++++
docs/system/targets.rst | 1 +
hw/m68k/virt.c | 1 +
hw/openrisc/Kconfig | 12 +
hw/openrisc/boot.c | 116 +++++++
hw/openrisc/cputimer.c | 22 +-
hw/openrisc/meson.build | 2 +
hw/openrisc/openrisc_sim.c | 106 +-----
hw/openrisc/virt.c | 571 +++++++++++++++++++++++++++++++
hw/rtc/goldfish_rtc.c | 37 +-
include/hw/openrisc/boot.h | 34 ++
include/hw/rtc/goldfish_rtc.h | 2 +
target/openrisc/cpu.c | 1 -
target/openrisc/cpu.h | 2 +
target/openrisc/interrupt.c | 4 +-
target/openrisc/mmu.c | 8 +-
target/openrisc/sys_helper.c | 14 +-
23 files changed, 1017 insertions(+), 114 deletions(-)
create mode 100644 docs/system/openrisc/cpu-features.rst
create mode 100644 docs/system/openrisc/emulation.rst
create mode 100644 docs/system/openrisc/or1k-sim.rst
create mode 100644 docs/system/openrisc/virt.rst
create mode 100644 docs/system/target-openrisc.rst
create mode 100644 hw/openrisc/boot.c
create mode 100644 hw/openrisc/virt.c
create mode 100644 include/hw/openrisc/boot.h
Jason A. Donenfeld (1):
hw/openrisc: virt: pass random seed to fdt
Stafford Horne (10):
hw/openrisc: Split re-usable boot time apis out to boot.c
target/openrisc: Fix memory reading in debugger
goldfish_rtc: Add big-endian property
hw/openrisc: Add the OpenRISC virtual machine
hw/openrisc: Add PCI bus support to virt
hw/openrisc: Initialize timer time at startup
target/openrisc: Add interrupted CPU to log
target/openrisc: Enable MTTCG
target/openrisc: Interrupt handling fixes
docs/system: openrisc: Add OpenRISC documentation
configs/devices/or1k-softmmu/default.mak | 1 +
configs/targets/or1k-softmmu.mak | 1 +
docs/system/openrisc/cpu-features.rst | 15 +
docs/system/openrisc/emulation.rst | 17 +
docs/system/openrisc/or1k-sim.rst | 43 ++
docs/system/openrisc/virt.rst | 50 ++
docs/system/target-openrisc.rst | 71 +++
docs/system/targets.rst | 1 +
hw/m68k/virt.c | 1 +
hw/openrisc/Kconfig | 12 +
hw/openrisc/boot.c | 116 +++++
hw/openrisc/cputimer.c | 22 +-
hw/openrisc/meson.build | 2 +
hw/openrisc/openrisc_sim.c | 106 +----
hw/openrisc/virt.c | 571 +++++++++++++++++++++++
hw/rtc/goldfish_rtc.c | 37 +-
include/hw/openrisc/boot.h | 34 ++
include/hw/rtc/goldfish_rtc.h | 2 +
target/openrisc/cpu.c | 1 -
target/openrisc/cpu.h | 2 +
target/openrisc/interrupt.c | 4 +-
target/openrisc/mmu.c | 8 +-
target/openrisc/sys_helper.c | 14 +-
23 files changed, 1017 insertions(+), 114 deletions(-)
create mode 100644 docs/system/openrisc/cpu-features.rst
create mode 100644 docs/system/openrisc/emulation.rst
create mode 100644 docs/system/openrisc/or1k-sim.rst
create mode 100644 docs/system/openrisc/virt.rst
create mode 100644 docs/system/target-openrisc.rst
create mode 100644 hw/openrisc/boot.c
create mode 100644 hw/openrisc/virt.c
create mode 100644 include/hw/openrisc/boot.h
--
2.37.2
next reply other threads:[~2022-09-04 7:26 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-09-04 7:25 Stafford Horne [this message]
2022-09-04 7:25 ` [PULL 01/11] hw/openrisc: Split re-usable boot time apis out to boot.c Stafford Horne
2022-09-04 7:25 ` [PULL 02/11] target/openrisc: Fix memory reading in debugger Stafford Horne
2022-09-04 7:25 ` [PULL 03/11] goldfish_rtc: Add big-endian property Stafford Horne
2022-09-04 7:26 ` [PULL 04/11] hw/openrisc: Add the OpenRISC virtual machine Stafford Horne
2022-09-04 7:26 ` [PULL 05/11] hw/openrisc: Add PCI bus support to virt Stafford Horne
2022-09-04 7:26 ` [PULL 06/11] hw/openrisc: Initialize timer time at startup Stafford Horne
2022-09-04 7:26 ` [PULL 07/11] target/openrisc: Add interrupted CPU to log Stafford Horne
2022-09-04 7:26 ` [PULL 08/11] target/openrisc: Enable MTTCG Stafford Horne
2022-09-04 7:26 ` [PULL 09/11] target/openrisc: Interrupt handling fixes Stafford Horne
2022-09-04 7:26 ` [PULL 10/11] hw/openrisc: virt: pass random seed to fdt Stafford Horne
2022-09-04 7:26 ` [PULL 11/11] docs/system: openrisc: Add OpenRISC documentation Stafford Horne
2022-09-05 23:40 ` [PULL 00/11] OpenRISC updates for 7.2.0 Stefan Hajnoczi
2022-09-07 14:19 ` Stefan Hajnoczi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220904072607.44275-1-shorne@gmail.com \
--to=shorne@gmail.com \
--cc=openrisc@lists.librecores.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).