Intel-GFX Archive mirror
 help / color / mirror / Atom feed
 messages from 2024-05-15 11:57:26 to 2024-05-17 21:04:09 UTC [more...]

[RESEND v3 0/2] drm: enable W=1 warnings by default across the subsystem
 2024-05-17 21:04 UTC  (3+ messages)
` [RESEND v3 1/2] drm: enable (most) "

[PATCH] drm/i915/gt: Fix CCS id's calculation for CCS mode setting
 2024-05-17 20:43 UTC  (7+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for "
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
` ✗ Fi.CI.IGT: failure "

[PATCH 0/2] Don't be alarmed at FLR timeouts
 2024-05-17 20:13 UTC  (8+ messages)
` [PATCH 1/2] drm/i915: Increase FLR timeout from 3s to 9s
` [PATCH 2/2] drm/i915: Don't treat FLR resets as errors
` ✓ Fi.CI.BAT: success for Don't be alarmed at FLR timeouts
` ✗ Fi.CI.IGT: failure "

[PATCH 00/13] drm/i915: Plane register cleanups
 2024-05-17 18:26 UTC  (23+ messages)
` [PATCH 01/13] drm/i915: Add skl+ plane name aliases to enum plane_id
  ` [PATCH v2 "
` [PATCH 02/13] drm/i915: Clean up the cursor register defines
` [PATCH 03/13] drm/i915: Add separate define for SEL_FETCH_CUR_CTL()
` [PATCH 04/13] drm/i915: Simplify PIPESRC_ERLY_TPT definition
` [PATCH 05/13] drm/i915: Rename selective fetch plane registers
` [PATCH 06/13] drm/i915: Define SEL_FETCH_PLANE registers via PICK_EVEN_2RANGES()
` [PATCH 07/13] drm/i915: Add separate defines for cursor WM/DDB register bits
` [PATCH 08/13] drm/i915: Move PIPEGCMAX to intel_color_regs.h
` [PATCH 09/13] drm/i915: Extract i9xx_plane_regs.h
` [PATCH 10/13] drm/i915: Polish pre-skl primary plane registers
` [PATCH 11/13] drm/i915: Document a few pre-skl primary plane platform dependencies
` [PATCH 12/13] drm/i915: Polish sprite plane register definitions
` [PATCH 13/13] drm/i915: Document which platforms use which sprite registers
` ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Plane register cleanups
` ✗ Fi.CI.SPARSE: "
` ✗ Fi.CI.BAT: failure "
` ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Plane register cleanups (rev2)
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "

[PATCH] tracing/treewide: Remove second parameter of __assign_str()
 2024-05-17 18:00 UTC  (10+ messages)
` ✗ Fi.CI.BUILD: failure for tracing/treewide: Remove second parameter of __assign_str() (rev3)

[PATCH v2 0/3] Improve drm printer code
 2024-05-17 17:17 UTC  (7+ messages)
` [PATCH v2 1/3] drm/print: Add generic drm dev printk function
` [PATCH v2 2/3] drm/print: Improve drm_dbg_printer
` [PATCH v2 3/3] drm/i915: Don't use __func__ as prefix for drm_dbg_printer
` ✗ Fi.CI.CHECKPATCH: warning for Improve drm printer code (rev2)
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "

[linux-next:master] BUILD REGRESSION c75962170e49f24399141276ae119e6a879f36dc
 2024-05-17 16:50 UTC 

[PATCH 0/7] drm/i915: DSC stuff
 2024-05-17 16:01 UTC  (10+ messages)
` [PATCH 1/7] drm/i915: Drop redundant dsc_decompression_aux check
` [PATCH 2/7] drm/i915: Extract intel_dp_has_dsc()
` [PATCH 3/7] drm/i915: Handle MST in intel_dp_has_dsc()
` [PATCH 4/7] drm/i915: Use intel_dp_has_dsc() during .compute_config()
` [PATCH 5/7] drm/i915: Reuse intel_dp_supports_dsc() for MST
` [PATCH 6/7] drm/i915: Utilize edp_disable_dsc from VBT
` [PATCH 7/7] drm/i915: Remove bogus MST check in intel_dp_has_audio()
` ✗ Fi.CI.SPARSE: warning for drm/i915: DSC stuff
` ✗ Fi.CI.BAT: failure "

[PATCH 0/3] Improve drm printer code
 2024-05-17 15:42 UTC  (11+ messages)
` [PATCH 1/3] drm/print: Add generic drm dev printk function
` [PATCH 2/3] drm/print: Improve drm_dbg_printer
` [PATCH 3/3] drm/i915: Don't use __func__ as prefix for drm_dbg_printer
` ✗ Fi.CI.CHECKPATCH: warning for Improve drm printer code
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "

[PATCH v2 0/6] drm/ci: uprev mesa/IGT and generate testlist
 2024-05-17 15:39 UTC  (10+ messages)
` [PATCH v2 1/6] drm/ci: uprev mesa version
` [PATCH v2 2/6] drm/ci: generate testlist from build
` [PATCH v2 3/6] drm/ci: build virtual GPU driver as module
` [PATCH v2 4/6] drm/ci: uprev IGT
` [PATCH v2 5/6] drm/ci: skip driver specific tests
` [PATCH v2 6/6] drm/ci: update xfails for the new testlist
` ✗ Fi.CI.CHECKPATCH: warning for drm/ci: uprev mesa/IGT and generate testlist
` ✓ Fi.CI.BAT: success "
` ✗ Fi.CI.IGT: failure "

[PATCH] arch: Fix name collision with ACPI's video.o
 2024-05-17 13:54 UTC  (3+ messages)
` ✗ Fi.CI.BUILD: failure for "

[PATCH v2 0/3] LunarLake IO and Fast Wake changes
 2024-05-17 13:34 UTC  (9+ messages)
` [PATCH v2 1/3] drm/i915/psr: LunarLake IO and Fast Wake time line count maximums are 68
` [PATCH v2 2/3] drm/i915/psr: LunarLake PSR2_CTL[IO Wake Lines] is 6 bits wide
` [PATCH v2 3/3] drm/i915/psr: PSR2_CTL[Block Count Number] not needed for LunarLake
` ✗ Fi.CI.CHECKPATCH: warning for LunarLake IO and Fast Wake changes
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
` ✗ Fi.CI.IGT: failure "

[PATCH 0/2] Fixes in hdcp remote capability
 2024-05-17 12:48 UTC  (3+ messages)
` [PATCH 2/2] drm/i915/hdcp: Check mst_port to determine connector type

[PATCH] drm/i915/selftests: Set always_coherent to false when reading from CPU
 2024-05-17 12:47 UTC  (10+ messages)
` ✓ Fi.CI.BAT: success for "
` ✗ Fi.CI.IGT: failure "

[PATCH v8 0/7] Implement CMRR Support
 2024-05-17 10:38 UTC  (3+ messages)
` [PATCH v8 3/7] drm/i915: Compute CMRR and calculate vtotal

[PATCH] drm/probe-helper: Call drm_mode_validate_ycbcr420() before connector->mode_valid()
 2024-05-17 10:30 UTC  (5+ messages)
` ✗ Fi.CI.BAT: failure for "
` ✗ Fi.CI.BAT: failure for drm/probe-helper: Call drm_mode_validate_ycbcr420() before connector->mode_valid() (rev2)
` ✓ Fi.CI.BAT: success for drm/probe-helper: Call drm_mode_validate_ycbcr420() before connector->mode_valid() (rev3)
` ✗ Fi.CI.IGT: failure "

[PATCH] drm/i915: Bump max TMDS bitrate to 6 Gbps on ADL/DG2+
 2024-05-17 10:11 UTC  (3+ messages)
` ✓ Fi.CI.BAT: success for "
` ✗ Fi.CI.IGT: failure "

[PATCH] ACPI: video: Fix name collision with architecture's video.o
 2024-05-17  8:36 UTC  (8+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for "
` ✓ Fi.CI.BAT: success "
` ✗ Fi.CI.IGT: failure "

[PATCH 0/3] LunarLake IO and Fast Wake changes
 2024-05-17  8:14 UTC  (9+ messages)
` [PATCH 1/3] drm/i915/psr: LunarLake IO and Fast Wake time line count maximums are 63
` [PATCH 2/3] drm/i915/psr: LunarLake PSR2_CTL[IO Wake Lines] is 6 bits wide
` [PATCH 3/3] drm/i915/psr: PSR2_CTL[Block Count Number] no needed for LunarLake

[PATCH 00/17] Panel Replay eDP support
 2024-05-16 20:21 UTC  (22+ messages)
` [PATCH 01/17] drm/i915/psr: Store pr_dpcd in intel_dp
` [PATCH 02/17] drm/panel replay: Add edp1.5 Panel Replay bits and register
` [PATCH 03/17] drm/i915/psr: Move printing sink PSR support to own function
` [PATCH 04/17] drm/i915/psr: Move printing PSR mode "
` [PATCH 05/17] drm/i915/psr: modify psr status debugfs to support eDP Panel Replay
` [PATCH 06/17] drm/i915/psr: Add Panel Replay support to intel_psr2_config_et_valid
` [PATCH 07/17] drm/i915/psr: Add Early Transport into psr debugfs interface
` [PATCH 08/17] drm/display: Add missing aux less alpm wake related bits
` [PATCH 09/17] drm/i915/psr: Check panel ALPM capability for eDP Panel Replay
` [PATCH 10/17] drm/i915/psr: Inform Panel Replay source support on eDP as well
` [PATCH 11/17] drm/i915/psr: enable sink for eDP1.5 Panel Replay
` [PATCH 12/17] drm/i915/psr: Check panel Early Transport capability for eDP PR
` [PATCH 13/17] drm/i915/psr: Perfrom psr2 checks related to ALPM for Panel Replay
` [PATCH 14/17] drm/i915/psr: Check Early Transport for Panel Replay as well
` [PATCH 15/17] drm/i915/psr: Modify dg2_activate_panel_replay to support eDP
` [PATCH 16/17] drm/i915/psr: Add new debug bit to disable Panel Replay
` [PATCH 17/17] Revert "drm/i915/psr: Disable early transport by default"
` ✗ Fi.CI.CHECKPATCH: warning for Panel Replay eDP support
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
` ✗ Fi.CI.IGT: failure "

[linux-next:master] BUILD REGRESSION dbd9e2e056d8577375ae4b31ada94f8aa3769e8a
 2024-05-16 18:46 UTC 

[PULL] drm-misc-next-fixes
 2024-05-16 15:00 UTC 

[PATCH 1/2] drm/i915/pciids: switch to xe driver style PCI ID macros
 2024-05-16 13:25 UTC  (9+ messages)
` [PATCH 2/2] drm/i915: stop redefining INTEL_VGA_DEVICE
` ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/pciids: switch to xe driver style PCI ID macros
` ✗ Fi.CI.CHECKPATCH: warning "
` ✗ Fi.CI.SPARSE: "
` ✗ Fi.CI.IGT: failure "

Regression on linux-next (next-20240506)
 2024-05-16 11:20 UTC  (8+ messages)
` ✗ Fi.CI.BUILD: failure for "

[PATCH 1/2] drm/i915/display: Move port clock calculation
 2024-05-16 10:55 UTC  (10+ messages)
` [PATCH 2/2] drm/i915/display: Remove .clock from pll state structure
` ✗ Fi.CI.IGT: failure for series starting with [1/2] drm/i915/display: Move port clock calculation

[PATCH 0/8] drm/i915: pass dev_priv explicitly to CUR* registers
 2024-05-16  8:40 UTC  (8+ messages)
` [PATCH 6/8] drm/i915: pass dev_priv explicitly to CUR_FBC_CTL
` [PATCH 7/8] drm/i915: pass dev_priv explicitly to CUR_CHICKEN
` [PATCH 8/8] drm/i915: pass dev_priv explicitly to CURSURFLIVE
` ✓ Fi.CI.BAT: success for drm/i915: pass dev_priv explicitly to CUR* registers
` ✗ Fi.CI.IGT: failure "

[PATCH 0/8] drm/i915/pciids: PCI ID macro cleanups
 2024-05-16  8:20 UTC  (7+ messages)

[PULL] drm-misc-fixes
 2024-05-16  7:26 UTC 

[PATCH 0/8] Panel Replay Fixes
 2024-05-16  3:01 UTC  (2+ messages)
` ✓ Fi.CI.IGT: success for "

[linux-next:master] BUILD REGRESSION 82d92a9a1b9ea0ea52aff27cddd05009b4edad49
 2024-05-15 19:27 UTC 

[PATCH] drm/i915: Use for_each_child instead of manual for-loop
 2024-05-15 15:48 UTC  (2+ messages)
` ✗ Fi.CI.IGT: failure for drm/i915: Use for_each_child instead of manual for-loop (rev2)

[PATCH 00/20] drm/i915/dp_mst: Enable link training fallback
 2024-05-15 13:26 UTC  (10+ messages)
` [PATCH 02/20] drm/i915/dp: Move link train params to a substruct in intel_dp
` [PATCH 04/20] drm/i915/dp: Sanitize intel_dp_get_link_train_fallback_values()
` [PATCH 17/20] drm/i915/dp: Add debugfs entries to set a target link rate/lane count


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).