messages from 2021-05-26 14:04:43 to 2021-05-27 13:25:34 UTC [more...]
[Intel-gfx] [PATCH 1/1] drm/i915/hdcp: Simplify code in intel_hdcp_auth_downstream()
2021-05-27 10:04 UTC (2+ messages)
[Intel-gfx] [PATCH v7 00/15] Restricted DMA
2021-05-27 13:25 UTC (15+ messages)
` [Intel-gfx] [PATCH v7 01/15] swiotlb: Refactor swiotlb init functions
` [Intel-gfx] [PATCH v7 02/15] swiotlb: Refactor swiotlb_create_debugfs
` [Intel-gfx] [PATCH v7 03/15] swiotlb: Add DMA_RESTRICTED_POOL
` [Intel-gfx] [PATCH v7 14/15] dt-bindings: of: Add restricted DMA pool
[Intel-gfx] [PATCH 0/7] dma-buf: Add an API for exporting sync files (v11)
2021-05-27 13:25 UTC (21+ messages)
` [Intel-gfx] [PATCH 2/7] dma-buf: Rename dma_resv helpers from _rcu to _unlocked (v2)
` [Intel-gfx] [PATCH 4/7] dma-buf: Document DMA_BUF_IOCTL_SYNC
` [Intel-gfx] [PATCH 5/7] dma-buf: Add an API for exporting sync files (v11)
` [Intel-gfx] [PATCH 7/7] RFC: dma-buf: Add an API for importing sync files (v7)
[Intel-gfx] [PATCH 1/2] drm/i915/adl_p: Disable FIFO underrun recovery
2021-05-27 13:05 UTC (7+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915/adl_p: Implement Wa_22012358565
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915/adl_p: Disable FIFO underrun recovery
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v8 11/15] dma-direct: Add a new wrapper __dma_direct_free_pages()
2021-05-27 13:03 UTC (5+ messages)
` [Intel-gfx] [PATCH v8 12/15] swiotlb: Add restricted DMA alloc/free support
` [Intel-gfx] [PATCH v8 13/15] dma-direct: Allocate memory from restricted DMA pool if available
` [Intel-gfx] [PATCH v8 14/15] dt-bindings: of: Add restricted DMA pool
` [Intel-gfx] [PATCH v8 15/15] of: Add plumbing for "
[Intel-gfx] [PATCH v8 00/15] Restricted DMA
2021-05-27 12:58 UTC (11+ messages)
` [Intel-gfx] [PATCH v8 01/15] swiotlb: Refactor swiotlb init functions
` [Intel-gfx] [PATCH v8 02/15] swiotlb: Refactor swiotlb_create_debugfs
` [Intel-gfx] [PATCH v8 03/15] swiotlb: Add DMA_RESTRICTED_POOL
` [Intel-gfx] [PATCH v8 04/15] swiotlb: Add restricted DMA pool initialization
` [Intel-gfx] [PATCH v8 05/15] swiotlb: Add a new get_io_tlb_mem getter
` [Intel-gfx] [PATCH v8 06/15] swiotlb: Update is_swiotlb_buffer to add a struct device argument
` [Intel-gfx] [PATCH v8 07/15] swiotlb: Update is_swiotlb_active "
` [Intel-gfx] [PATCH v8 08/15] swiotlb: Bounce data from/to restricted DMA pool if available
` [Intel-gfx] [PATCH v8 09/15] swiotlb: Move alloc_size to find_slots
` [Intel-gfx] [PATCH v8 10/15] swiotlb: Refactor swiotlb_tbl_unmap_single
[Intel-gfx] [PATCH v4 00/15] drm/i915: Move LMEM (VRAM) management over to TTM
2021-05-27 12:36 UTC (20+ messages)
` [Intel-gfx] [PATCH v4 07/15] drm, drm/i915: Move the memcpy_from_wc functionality to core drm
` [Intel-gfx] [PATCH v4 09/15] drm/ttm: Document and optimize ttm_bo_pipeline_gutting()
` [Intel-gfx] [PATCH v4 10/15] drm/ttm, drm/amdgpu: Allow the driver some control over swapping
` [Intel-gfx] [PATCH v4 13/15] drm/i915: Disable mmap ioctl for gen12+
` [Intel-gfx] [PATCH v4 14/15] drm/vma: Add a driver_private member to vma_node
` [Intel-gfx] [PATCH v4 15/15] drm/i915: Use ttm mmap handling for ttm bo's
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Move LMEM (VRAM) management over to TTM (rev4)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 0/1] drm/i915/gt: Introduce timeslicing for userspace
2021-05-27 12:13 UTC (9+ messages)
` [Intel-gfx] [PATCH 1/1] Let userspace know if they can trust timeslicing by including it as part of the I915_PARAM_HAS_SCHEDULER::I915_SCHEDULER_CAP_TIMESLICING
[Intel-gfx] [PATCH 0/1] drm: add error message for ENOSPC
2021-05-27 12:09 UTC (3+ messages)
` [Intel-gfx] [PATCH 1/1] "
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
[Intel-gfx] [PULL] drm-misc-fixes
2021-05-27 12:08 UTC
[Intel-gfx] [CI 1/3] drm/i915/dmc: s/DRM_ERROR/drm_err
2021-05-27 11:58 UTC (5+ messages)
` [Intel-gfx] [CI 2/3] drm/i915/dmc: Add intel_dmc_has_payload() helper
` [Intel-gfx] [CI 3/3] drm/i915/dmc: Move struct intel_dmc to intel_dmc.h
` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [CI,1/3] drm/i915/dmc: s/DRM_ERROR/drm_err
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [RFC PATCH 0/2] GuC submission / DRM scheduler integration plan + new uAPI
2021-05-27 11:24 UTC (5+ messages)
` [Intel-gfx] [RFC PATCH 1/2] drm/doc/rfc: i915 GuC submission / DRM scheduler
` [Intel-gfx] [RFC PATCH 2/2] drm/doc/rfc: i915 new parallel submission uAPI plan
[Intel-gfx] [PATCH] drm/i915: Disable gpu relocations
2021-05-27 11:22 UTC (7+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH] drm: Add a prefetching memcpy_from_wc
2021-05-27 11:06 UTC (2+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
[Intel-gfx] [PATCH] drm/i915/adl_p: Same slices mask is not same Dbuf state
2021-05-27 11:01 UTC
[Intel-gfx] [PATCH 00/12] Catchup with a few dropped patches
2021-05-27 10:46 UTC (20+ messages)
` [Intel-gfx] [PATCH 01/12] drm/i915: Take rcu_read_lock for querying fence's driver/timeline names
` [Intel-gfx] [PATCH 02/12] drm/i915: Remove notion of GEM from i915_gem_shrinker_taints_mutex
` [Intel-gfx] [PATCH 03/12] drm/i915: Lift marking a lock as used to utils
` [Intel-gfx] [PATCH 04/12] drm/i915: Wrap cmpxchg64 with try_cmpxchg64() helper
` [Intel-gfx] [PATCH 05/12] drm/i915/selftests: Set cache status for huge_gem_object
` [Intel-gfx] [PATCH 06/12] drm/i915/selftests: Use a coherent map to setup scratch batch buffers
` [Intel-gfx] [PATCH 07/12] drm/i915/selftests: Replace the unbounded set-domain with an explicit wait
` [Intel-gfx] [PATCH 08/12] drm/i915/selftests: Remove redundant set-to-gtt-domain
` [Intel-gfx] [PATCH 09/12] drm/i915/selftests: Replace unbound set-domain waits with explicit timeouts
` [Intel-gfx] [PATCH 10/12] drm/i915/selftests: Replace an unbounded set-domain wait with a timeout
` [Intel-gfx] [PATCH 11/12] drm/i915/selftests: Remove redundant set-to-gtt-domain before batch submission
` [Intel-gfx] [PATCH 12/12] drm/i915/gem: Manage all set-domain waits explicitly
` [Intel-gfx] [PATCH v2 "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Catchup with a few dropped patches (rev2)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH v4 00/17] drm/i915: Introduce Intel PXP
2021-05-27 10:10 UTC (8+ messages)
` [Intel-gfx] [PATCH v4 11/17] drm/i915/pxp: interface for marking contexts as using protected content
` [Intel-gfx] [PATCH v4 14/17] drm/i915/pxp: User interface for Protected buffer
[Intel-gfx] [PATCH] drm/i915: Add relocation exceptions for two other platforms
2021-05-27 10:04 UTC (4+ messages)
[Intel-gfx] [RFC PATCH 00/97] Basic GuC submission support in the i915
2021-05-27 10:02 UTC (34+ messages)
` [Intel-gfx] [RFC PATCH 31/97] drm/i915/guc: Early initialization of GuC send registers
` [Intel-gfx] [RFC PATCH 34/97] drm/i915/guc: Use guc_class instead of engine_class in fw interface
` [Intel-gfx] [RFC PATCH 36/97] drm/i915/guc: Add non blocking CTB send function
` [Intel-gfx] [RFC PATCH 39/97] drm/i915/guc: Increase size of CTB buffers
` [Intel-gfx] [RFC PATCH 53/97] drm/i915/guc: Disable semaphores when using GuC scheduling
` [Intel-gfx] [RFC PATCH 55/97] drm/i915/guc: Update intel_gt_wait_for_idle to work with GuC
` [Intel-gfx] [RFC PATCH 60/97] drm/i915: Track 'serial' counts for virtual engines
[Intel-gfx] [PATCH 1/3] drm/i915/ddi: Flush encoder power domain ref puts during driver unload
2021-05-27 10:02 UTC (5+ messages)
` [Intel-gfx] [PATCH 2/3] drm/i915: Fix incorrect assert about pending power domain async-put work
` [Intel-gfx] [PATCH 3/3] drm/i915/adlp: Fix AUX power well -> PHY mapping
` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/3] drm/i915/ddi: Flush encoder power domain ref puts during driver unload
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 0/1] Introduce i915_sched_engine object
2021-05-27 9:41 UTC (4+ messages)
` [Intel-gfx] [PATCH 1/1] drm/i915: "
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
[Intel-gfx] [PATCH] drm/i915: Use generic_access_phys
2021-05-27 9:15 UTC (7+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Use generic_access_phys (rev2)
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH v6 RESEND 1/3] gpu: drm: separate panel orientation property creating and value setting
2021-05-27 8:23 UTC (6+ messages)
` [Intel-gfx] [PATCH v6 RESEND 2/3] drm/mediatek: init panel orientation property
` [Intel-gfx] [PATCH v6 RESEND 3/3] arm64: dts: mt8183: Add panel rotation
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [v6,RESEND,1/3] gpu: drm: separate panel orientation property creating and value setting
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
[Intel-gfx] [PULL] drm-intel-fixes
2021-05-27 8:13 UTC
[Intel-gfx] [PATCH] drm/i915/params: Align visibility of device level and global modparams
2021-05-27 6:44 UTC (7+ messages)
` [Intel-gfx] [PATCH v2] "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/params: Align visibility of device level and global modparams (rev2)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v2] drm/i915/display: relax 2big checking around initial fb
2021-05-27 5:32 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/display: relax 2big checking around initial fb (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [RFC PATCH 1/5] drm/ttm: Add a generic TTM memcpy move for page-based iomem
2021-05-27 5:07 UTC (2+ messages)
` [Intel-gfx] [drm/ttm] 0c13ca6d7f: WARNING:at_drivers/gpu/drm/drm_fb_helper.c:#drm_fb_helper_damage_work
[Intel-gfx] [PATCH] drm/i915: Implement PSF GV point support
2021-05-27 4:09 UTC (2+ messages)
[Intel-gfx] [PATCH 0/7] Pipe DMC Support
2021-05-27 3:26 UTC (11+ messages)
` [Intel-gfx] [PATCH 1/7] drm/i915/dmc: s/DRM_ERROR/drm_err
` [Intel-gfx] [PATCH 2/7] drm/i915/dmc: Add intel_dmc_has_payload() helper
` [Intel-gfx] [PATCH 3/7] drm/i915/dmc: Move struct intel_dmc to intel_dmc.h
` [Intel-gfx] [PATCH 4/7] drm/i915/dmc: Introduce DMC_FW_MAIN
` [Intel-gfx] [PATCH 5/7] xdrm/i915/xelpd: Pipe A DMC plugging
` [Intel-gfx] [PATCH 6/7] drm/i915/adl_p: Pipe B DMC Support
` [Intel-gfx] [PATCH 7/7] drm/i915/adl_p: Load DMC
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Pipe DMC Support (rev3)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH 0/1] Engine relative MMIO
2021-05-27 2:59 UTC (6+ messages)
` [Intel-gfx] [PATCH 1/1] drm/i915: "
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
[Intel-gfx] [CI 0/3] Resend More DMC cleanup
2021-05-27 2:51 UTC (5+ messages)
` [Intel-gfx] [CI 1/3] drm/i915/dmc: s/DRM_ERROR/drm_err
` [Intel-gfx] [CI 2/3] drm/i915/dmc: Add intel_dmc_has_payload() helper
` [Intel-gfx] [CI 3/3] drm/i915/dmc: Move struct intel_dmc to intel_dmc.h
` [Intel-gfx] ✓ Fi.CI.BAT: success for Resend More DMC cleanup
[Intel-gfx] [PATCH 0/2] A couple more prerequisite patches to GuC submission
2021-05-27 2:16 UTC (5+ messages)
` [Intel-gfx] [PATCH 1/2] drm/i915/guc: Early initialization of GuC send registers
` [Intel-gfx] [PATCH 2/2] drm/i915/guc: Use guc_class instead of engine_class in fw interface
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for A couple more prerequisite patches to GuC submission
` [Intel-gfx] ✓ Fi.CI.BAT: success "
[Intel-gfx] [PATCH] drm/i915/adlp: Add missing TBT AUX -> PW#2 power domain dependencies
2021-05-27 1:42 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
[Intel-gfx] [PATCH 1/3] dma-buf: Require VM_PFNMAP vma for mmap
2021-05-26 21:47 UTC (5+ messages)
` [Intel-gfx] [PATCH 2/3] drm/vgem: use shmem helpers
` [Intel-gfx] [PATCH 3/3] drm/shmem-helper: Align to page size in dumb_create
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] dma-buf: Require VM_PFNMAP vma for mmap
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH 0/2] drm/i915/xelpd: Enabling dithering after the CC1
2021-05-26 20:40 UTC (10+ messages)
` [Intel-gfx] [PATCH 1/2] "
` [Intel-gfx] [PATCH 2/2] drm/i915/display/debug: Expose Dither status via debugfs
` [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/xelpd: Enabling dithering after the CC1
[Intel-gfx] [PATCH 0/1] Adding Wa_14010733141 for SFC reset
2021-05-26 19:31 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for "
[Intel-gfx] [PATCH v1 0/1] drm/i915/xelpd: Enabling dithering after the CC1
2021-05-26 18:20 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for "
[Intel-gfx] [PATCH 00/18] Non-interface changing GuC CTBs updates
2021-05-26 17:58 UTC (7+ messages)
` [Intel-gfx] [PATCH 13/18] drm/i915/guc: Relax CTB response timeout
` [Intel-gfx] [PATCH 15/18] drm/i915/guc: Ensure H2G buffer updates visible before tail update
[Intel-gfx] [PATCH 0/3] Clean a few backend interfaces in the i915
2021-05-26 17:15 UTC (7+ messages)
[Intel-gfx] [PATCH] drm/i915: only disable default vga device
2021-05-26 16:21 UTC (5+ messages)
[Intel-gfx] [PATCH 0/7] Pipe DMC Support
2021-05-26 16:17 UTC (4+ messages)
` [Intel-gfx] [PATCH 4/7] drm/i915/dmc: Introduce DMC_FW_MAIN
[Intel-gfx] [PATCH v1 0/1] drm/i915/xelpd: Enabling dithering after the CC1
2021-05-26 15:17 UTC (2+ messages)
` [Intel-gfx] ✓ Fi.CI.IGT: success for "
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).