From: Alex Hung <alex.hung@amd.com>
To: <amd-gfx@lists.freedesktop.org>
Cc: <Harry.Wentland@amd.com>, <Sunpeng.Li@amd.com>,
<Rodrigo.Siqueira@amd.com>, <Aurabindo.Pillai@amd.com>,
<roman.li@amd.com>, <wayne.lin@amd.com>,
<agustin.gutierrez@amd.com>, <chiahsuan.chung@amd.com>,
<hersenxs.wu@amd.com>, <jerry.zuo@amd.com>,
Alex Hung <alex.hung@amd.com>,
Daniel Wheeler <daniel.wheeler@amd.com>
Subject: [PATCH 00/20] DC Patches May 08, 2024
Date: Wed, 8 May 2024 11:13:00 -0600 [thread overview]
Message-ID: <20240508171320.3292065-1-alex.hung@amd.com> (raw)
This DC patchset brings improvements in multiple areas. In summary, we have:
* Fixes on DCN401, 3dlut and I2C
* Improvements on AC/DC, link rates, DSC and ODM slice rect and pipe
* Refactoring on code styles and unused code
Cc: Daniel Wheeler <daniel.wheeler@amd.com>
Adam Nelson (1):
drm/amd/display: Fix 3dlut size for Fastloading on DCN401
Alvin Lee (1):
drm/amd/display: Don't offload flip if not only address update
Aric Cyr (1):
drm/amd/display: 3.2.285
Chris Park (1):
drm/amd/display: Reduce I2C speed to 95kHz in DCN401
Daniel Miess (1):
drm/amd/display: Enable SYMCLK gating in DCCG
Dillon Varone (2):
drm/amd/display: Create dcn401_clk_mgr struct
drm/amd/display: Refactor dcn401_update_clocks
Duncan Ma (1):
drm/amd/display: Read default boot options
Ethan Bitnun (1):
drm/amd/display: Find max flickerless instant vtotal delta
George Shen (1):
drm/amd/display: Check UHBR13.5 cap when determining max link cap
Ilya Bakoulin (1):
drm/amd/display: Fix write to non-existent reg on DCN401
Joshua Aberback (1):
drm/amd/display: Disable AC/DC codepath when unnecessary
Revalla Hari Krishna (1):
drm/amd/display: Refactor DCN401 DCCG into component directory
Rodrigo Siqueira (2):
drm/amd/display: Remove unused code for some dc files
drm/amd/display: Remove USBC check for DCN32
Samson Tam (1):
drm/amd/display: Add COEF filter types for DCN401
Sung Joon Kim (1):
drm/amd/display: Expand to higher link rates
Wenjing Liu (3):
drm/amd/display: Add resource interfaces for get ODM slice rect
drm/amd/display: Add left edge pixel for YCbCr422/420 + ODM pipe split
drm/amd/display: Allow higher DSC slice support for small timings on
dcn401
.../gpu/drm/amd/display/dc/clk_mgr/clk_mgr.c | 3 +-
.../amd/display/dc/clk_mgr/dcn401/dalsmc.h | 8 +-
.../dc/clk_mgr/dcn401/dcn401_clk_mgr.c | 574 +++++++++++++++++-
.../dc/clk_mgr/dcn401/dcn401_clk_mgr.h | 104 +++-
.../clk_mgr/dcn401/dcn401_clk_mgr_smu_msg.c | 80 ++-
.../clk_mgr/dcn401/dcn401_clk_mgr_smu_msg.h | 10 +
drivers/gpu/drm/amd/display/dc/core/dc.c | 13 +-
.../gpu/drm/amd/display/dc/core/dc_resource.c | 150 +++--
.../gpu/drm/amd/display/dc/core/dc_stream.c | 64 +-
drivers/gpu/drm/amd/display/dc/dc.h | 7 +-
drivers/gpu/drm/amd/display/dc/dc_hw_types.h | 3 -
.../gpu/drm/amd/display/dc/dc_stream_priv.h | 14 +
drivers/gpu/drm/amd/display/dc/dccg/Makefile | 7 +-
.../amd/display/dc/dccg/dcn35/dcn35_dccg.c | 102 ++--
.../dc/{ => dccg}/dcn401/dcn401_dccg.c | 0
.../dc/{ => dccg}/dcn401/dcn401_dccg.h | 0
.../gpu/drm/amd/display/dc/dcn20/dcn20_opp.c | 25 +-
.../gpu/drm/amd/display/dc/dcn20/dcn20_opp.h | 4 +-
.../drm/amd/display/dc/dcn201/dcn201_opp.c | 1 +
.../gpu/drm/amd/display/dc/dcn30/dcn30_mpc.h | 4 -
.../display/dc/dcn32/dcn32_dio_link_encoder.c | 3 -
.../display/dc/dcn32/dcn32_resource_helpers.c | 2 +-
.../gpu/drm/amd/display/dc/dcn401/Makefile | 1 -
.../dc/dcn401/dcn401_dio_stream_encoder.c | 20 +-
.../drm/amd/display/dc/dcn401/dcn401_mpc.c | 8 +
.../drm/amd/display/dc/dcn401/dcn401_mpc.h | 5 +
.../drm/amd/display/dc/dml2/dml2_wrapper.h | 3 +
.../display/dc/dpp/dcn401/dcn401_dpp_dscl.c | 4 +-
.../amd/display/dc/dsc/dcn401/dcn401_dsc.c | 412 ++-----------
.../amd/display/dc/hwss/dcn20/dcn20_hwseq.c | 67 +-
.../amd/display/dc/hwss/dcn314/dcn314_hwseq.c | 4 +-
.../amd/display/dc/hwss/dcn32/dcn32_hwseq.c | 8 +-
.../amd/display/dc/hwss/dcn35/dcn35_hwseq.c | 49 +-
.../amd/display/dc/hwss/dcn35/dcn35_hwseq.h | 2 +
.../amd/display/dc/hwss/dcn35/dcn35_init.c | 1 +
.../amd/display/dc/hwss/dcn351/dcn351_init.c | 1 +
.../amd/display/dc/hwss/dcn401/dcn401_hwseq.c | 63 +-
.../display/dc/hwss/hw_sequencer_private.h | 4 +
drivers/gpu/drm/amd/display/dc/inc/hw/dccg.h | 7 +
drivers/gpu/drm/amd/display/dc/inc/hw/mpc.h | 1 +
drivers/gpu/drm/amd/display/dc/inc/hw/opp.h | 7 +-
.../amd/display/dc/inc/hw/timing_generator.h | 2 +-
drivers/gpu/drm/amd/display/dc/inc/resource.h | 10 +
.../dc/link/protocols/link_dp_capability.c | 25 +-
.../amd/display/dc/optc/dcn20/dcn20_optc.c | 6 +-
.../amd/display/dc/optc/dcn20/dcn20_optc.h | 2 +-
.../amd/display/dc/optc/dcn30/dcn30_optc.c | 6 +-
.../amd/display/dc/optc/dcn30/dcn30_optc.h | 2 +-
.../amd/display/dc/optc/dcn31/dcn31_optc.c | 8 +-
.../amd/display/dc/optc/dcn314/dcn314_optc.c | 7 +-
.../amd/display/dc/optc/dcn32/dcn32_optc.c | 7 +-
.../amd/display/dc/optc/dcn35/dcn35_optc.c | 7 +-
.../amd/display/dc/optc/dcn401/dcn401_optc.c | 22 +-
.../dc/resource/dcn401/dcn401_resource.c | 4 +-
.../gpu/drm/amd/display/dmub/src/dmub_dcn35.c | 5 +-
.../gpu/drm/amd/display/include/dal_asic_id.h | 3 +
56 files changed, 1293 insertions(+), 668 deletions(-)
rename drivers/gpu/drm/amd/display/dc/{ => dccg}/dcn401/dcn401_dccg.c (100%)
rename drivers/gpu/drm/amd/display/dc/{ => dccg}/dcn401/dcn401_dccg.h (100%)
--
2.34.1
next reply other threads:[~2024-05-08 17:15 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-05-08 17:13 Alex Hung [this message]
2024-05-08 17:13 ` [PATCH 01/20] drm/amd/display: Create dcn401_clk_mgr struct Alex Hung
2024-05-08 17:13 ` [PATCH 02/20] drm/amd/display: Disable AC/DC codepath when unnecessary Alex Hung
2024-05-08 17:13 ` [PATCH 03/20] drm/amd/display: Remove unused code for some dc files Alex Hung
2024-05-08 17:13 ` [PATCH 04/20] drm/amd/display: Remove USBC check for DCN32 Alex Hung
2024-05-08 17:13 ` [PATCH 05/20] drm/amd/display: Fix write to non-existent reg on DCN401 Alex Hung
2024-05-08 17:13 ` [PATCH 06/20] drm/amd/display: Fix 3dlut size for Fastloading " Alex Hung
2024-05-08 17:13 ` [PATCH 07/20] drm/amd/display: Refactor DCN401 DCCG into component directory Alex Hung
2024-05-08 17:13 ` [PATCH 08/20] drm/amd/display: Add COEF filter types for DCN401 Alex Hung
2024-05-08 17:13 ` [PATCH 09/20] drm/amd/display: Add resource interfaces for get ODM slice rect Alex Hung
2024-05-08 17:13 ` [PATCH 10/20] drm/amd/display: Add left edge pixel for YCbCr422/420 + ODM pipe split Alex Hung
2024-05-08 17:13 ` [PATCH 11/20] drm/amd/display: Expand to higher link rates Alex Hung
2024-05-08 17:13 ` [PATCH 12/20] drm/amd/display: Enable SYMCLK gating in DCCG Alex Hung
2024-05-08 17:13 ` [PATCH 13/20] drm/amd/display: Check UHBR13.5 cap when determining max link cap Alex Hung
2024-05-08 17:13 ` [PATCH 14/20] drm/amd/display: Don't offload flip if not only address update Alex Hung
2024-05-08 17:13 ` [PATCH 15/20] drm/amd/display: Allow higher DSC slice support for small timings on dcn401 Alex Hung
2024-05-08 17:13 ` [PATCH 16/20] drm/amd/display: Reduce I2C speed to 95kHz in DCN401 Alex Hung
2024-05-08 17:13 ` [PATCH 17/20] drm/amd/display: Refactor dcn401_update_clocks Alex Hung
2024-05-08 17:13 ` [PATCH 18/20] drm/amd/display: Find max flickerless instant vtotal delta Alex Hung
2024-05-08 17:13 ` [PATCH 19/20] drm/amd/display: Read default boot options Alex Hung
2024-05-08 17:13 ` [PATCH 20/20] drm/amd/display: 3.2.285 Alex Hung
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240508171320.3292065-1-alex.hung@amd.com \
--to=alex.hung@amd.com \
--cc=Aurabindo.Pillai@amd.com \
--cc=Harry.Wentland@amd.com \
--cc=Rodrigo.Siqueira@amd.com \
--cc=Sunpeng.Li@amd.com \
--cc=agustin.gutierrez@amd.com \
--cc=amd-gfx@lists.freedesktop.org \
--cc=chiahsuan.chung@amd.com \
--cc=daniel.wheeler@amd.com \
--cc=hersenxs.wu@amd.com \
--cc=jerry.zuo@amd.com \
--cc=roman.li@amd.com \
--cc=wayne.lin@amd.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).