* [PULL 0/1] riscv-to-apply queue
@ 2022-08-01 23:02 Alistair Francis
2022-08-01 23:02 ` [PULL 1/1] linux-user/riscv: Align signal frame to 16 bytes Alistair Francis
2022-08-02 13:36 ` [PULL 0/1] riscv-to-apply queue Richard Henderson
0 siblings, 2 replies; 5+ messages in thread
From: Alistair Francis @ 2022-08-01 23:02 UTC (permalink / raw
To: qemu-devel; +Cc: alistair23, Alistair Francis
From: Alistair Francis <alistair.francis@wdc.com>
The following changes since commit 0e0c2cf6de0bc6538840837c63b25817cd417347:
Merge tag 'pull-target-arm-20220801' of https://git.linaro.org/people/pmaydell/qemu-arm into staging (2022-08-01 12:00:08 -0700)
are available in the Git repository at:
git@github.com:alistair23/qemu.git tags/pull-riscv-to-apply-20220802
for you to fetch changes up to 1eaa63429a9944265c92efdb94c02fabb231f564:
linux-user/riscv: Align signal frame to 16 bytes (2022-08-02 08:56:49 +1000)
----------------------------------------------------------------
Seventh RISC-V PR for QEMU 7.1
This is a second PR to go in for RC1. It fixes a bug we have had
for awhile, but it's a simple fix so let's pull it in for RC1.
* linux-user/riscv: Align signal frame to 16 bytes
----------------------------------------------------------------
Richard Henderson (1):
linux-user/riscv: Align signal frame to 16 bytes
linux-user/riscv/signal.c | 4 +---
1 file changed, 1 insertion(+), 3 deletions(-)
^ permalink raw reply [flat|nested] 5+ messages in thread
* [PULL 1/1] linux-user/riscv: Align signal frame to 16 bytes
2022-08-01 23:02 [PULL 0/1] riscv-to-apply queue Alistair Francis
@ 2022-08-01 23:02 ` Alistair Francis
2022-08-02 13:36 ` [PULL 0/1] riscv-to-apply queue Richard Henderson
1 sibling, 0 replies; 5+ messages in thread
From: Alistair Francis @ 2022-08-01 23:02 UTC (permalink / raw
To: qemu-devel; +Cc: alistair23, Richard Henderson, Alistair Francis
From: Richard Henderson <richard.henderson@linaro.org>
Follow the kernel's alignment, as we already noted.
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/1093
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20220729201942.30738-1-richard.henderson@linaro.org>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
---
linux-user/riscv/signal.c | 4 +---
1 file changed, 1 insertion(+), 3 deletions(-)
diff --git a/linux-user/riscv/signal.c b/linux-user/riscv/signal.c
index 296e39fbf0..eaa168199a 100644
--- a/linux-user/riscv/signal.c
+++ b/linux-user/riscv/signal.c
@@ -64,9 +64,7 @@ static abi_ulong get_sigframe(struct target_sigaction *ka,
/* This is the X/Open sanctioned signal stack switching. */
sp = target_sigsp(sp, ka) - framesize;
-
- /* XXX: kernel aligns with 0xf ? */
- sp &= ~3UL; /* align sp on 4-byte boundary */
+ sp &= ~0xf;
return sp;
}
--
2.37.1
^ permalink raw reply related [flat|nested] 5+ messages in thread
* Re: [PULL 0/1] riscv-to-apply queue
2022-08-01 23:02 [PULL 0/1] riscv-to-apply queue Alistair Francis
2022-08-01 23:02 ` [PULL 1/1] linux-user/riscv: Align signal frame to 16 bytes Alistair Francis
@ 2022-08-02 13:36 ` Richard Henderson
1 sibling, 0 replies; 5+ messages in thread
From: Richard Henderson @ 2022-08-02 13:36 UTC (permalink / raw
To: Alistair Francis, qemu-devel; +Cc: alistair23, Alistair Francis
On 8/1/22 16:02, Alistair Francis wrote:
> From: Alistair Francis <alistair.francis@wdc.com>
>
> The following changes since commit 0e0c2cf6de0bc6538840837c63b25817cd417347:
>
> Merge tag 'pull-target-arm-20220801' of https://git.linaro.org/people/pmaydell/qemu-arm into staging (2022-08-01 12:00:08 -0700)
>
> are available in the Git repository at:
>
> git@github.com:alistair23/qemu.git tags/pull-riscv-to-apply-20220802
>
> for you to fetch changes up to 1eaa63429a9944265c92efdb94c02fabb231f564:
>
> linux-user/riscv: Align signal frame to 16 bytes (2022-08-02 08:56:49 +1000)
>
> ----------------------------------------------------------------
> Seventh RISC-V PR for QEMU 7.1
>
> This is a second PR to go in for RC1. It fixes a bug we have had
> for awhile, but it's a simple fix so let's pull it in for RC1.
>
> * linux-user/riscv: Align signal frame to 16 bytes
Applied, thanks. Please update https://wiki.qemu.org/ChangeLog/7.1 as appropriate.
r~
>
> ----------------------------------------------------------------
> Richard Henderson (1):
> linux-user/riscv: Align signal frame to 16 bytes
>
> linux-user/riscv/signal.c | 4 +---
> 1 file changed, 1 insertion(+), 3 deletions(-)
>
^ permalink raw reply [flat|nested] 5+ messages in thread
* [PULL 0/1] riscv-to-apply queue
@ 2023-07-23 9:34 Alistair Francis
2023-07-24 13:21 ` Peter Maydell
0 siblings, 1 reply; 5+ messages in thread
From: Alistair Francis @ 2023-07-23 9:34 UTC (permalink / raw
To: qemu-devel; +Cc: alistair23, Alistair Francis
The following changes since commit d1181d29370a4318a9f11ea92065bea6bb159f83:
Merge tag 'pull-nbd-2023-07-19' of https://repo.or.cz/qemu/ericb into staging (2023-07-20 09:54:07 +0100)
are available in the Git repository at:
https://github.com/alistair23/qemu.git tags/pull-riscv-to-apply-20230723-3
for you to fetch changes up to dcaaf2bf9bfd2c664dbeff0069fcab3d75c924d3:
roms/opensbi: Upgrade from v1.3 to v1.3.1 (2023-07-23 19:32:02 +1000)
----------------------------------------------------------------
Fifth RISC-V PR for 8.1
* roms/opensbi: Upgrade from v1.3 to v1.3.1
----------------------------------------------------------------
Bin Meng (1):
roms/opensbi: Upgrade from v1.3 to v1.3.1
pc-bios/opensbi-riscv32-generic-fw_dynamic.bin | Bin 135344 -> 135376 bytes
pc-bios/opensbi-riscv64-generic-fw_dynamic.bin | Bin 138304 -> 138368 bytes
roms/opensbi | 2 +-
3 files changed, 1 insertion(+), 1 deletion(-)
^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PULL 0/1] riscv-to-apply queue
2023-07-23 9:34 Alistair Francis
@ 2023-07-24 13:21 ` Peter Maydell
0 siblings, 0 replies; 5+ messages in thread
From: Peter Maydell @ 2023-07-24 13:21 UTC (permalink / raw
To: Alistair Francis; +Cc: qemu-devel, Alistair Francis
On Sun, 23 Jul 2023 at 10:35, Alistair Francis <alistair23@gmail.com> wrote:
>
> The following changes since commit d1181d29370a4318a9f11ea92065bea6bb159f83:
>
> Merge tag 'pull-nbd-2023-07-19' of https://repo.or.cz/qemu/ericb into staging (2023-07-20 09:54:07 +0100)
>
> are available in the Git repository at:
>
> https://github.com/alistair23/qemu.git tags/pull-riscv-to-apply-20230723-3
>
> for you to fetch changes up to dcaaf2bf9bfd2c664dbeff0069fcab3d75c924d3:
>
> roms/opensbi: Upgrade from v1.3 to v1.3.1 (2023-07-23 19:32:02 +1000)
>
> ----------------------------------------------------------------
> Fifth RISC-V PR for 8.1
>
> * roms/opensbi: Upgrade from v1.3 to v1.3.1
>
> ----------------------------------------------------------------
Applied, thanks.
Please update the changelog at https://wiki.qemu.org/ChangeLog/8.1
for any user-visible changes.
-- PMM
^ permalink raw reply [flat|nested] 5+ messages in thread
end of thread, other threads:[~2023-07-24 13:21 UTC | newest]
Thread overview: 5+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2022-08-01 23:02 [PULL 0/1] riscv-to-apply queue Alistair Francis
2022-08-01 23:02 ` [PULL 1/1] linux-user/riscv: Align signal frame to 16 bytes Alistair Francis
2022-08-02 13:36 ` [PULL 0/1] riscv-to-apply queue Richard Henderson
-- strict thread matches above, loose matches on Subject: below --
2023-07-23 9:34 Alistair Francis
2023-07-24 13:21 ` Peter Maydell
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.